Normal view MARC view ISBD view

Analog Circuit Design for Process Variation-Resilient Systems-on-a-Chip [electronic resource] / by Marvin Onabajo, Jose Silva-Martinez.

By: Onabajo, Marvin [author.].
Contributor(s): Silva-Martinez, Jose [author.] | SpringerLink (Online service).
Material type: materialTypeLabelBookPublisher: Boston, MA : Springer US, 2012Description: XI, 187p. 125 illus. online resource.Content type: text Media type: computer Carrier type: online resourceISBN: 9781461422969.Subject(s): Engineering | Computer science | Electronics | Systems engineering | Engineering | Circuits and Systems | Electronics and Microelectronics, Instrumentation | Processor ArchitecturesDDC classification: 621.3815 Online resources: Click here to access online
Contents:
Introduction -- Process Variation Challenges and Solutions Approaches -- High-Linearity Transconductance Amplifiers with Digital Correction Capability -- Multi-Bit Quantizer Design for Continuous-Time Sigma-Delta Modulators with Reduced Device Matching Requirements -- An On-Chip Temperature Sensor for the Measurement of RF Power Dissipation and Thermal Gradients -- Mismatch Reduction for Transitiors in High-Frequency Differential Analog Signal Paths -- Summary and Conclusions.
In: Springer eBooksSummary: This book describes several techniques to address variation-related design challenges for analog blocks in mixed-signal systems-on-chip. The methods presented are results from recent research works involving receiver front-end circuits, baseband filter linearization, and data conversion. These circuit-level techniques are described, with their relationships to emerging system-level calibration approaches, to tune the performances of analog circuits with digital assistance or control. Coverage also includes a strategy to utilize on-chip temperature sensors to measure the signal power and linearity characteristics of analog/RF circuits, as demonstrated by test chip measurements.    Describes a variety of variation-tolerant analog circuit design examples, including from RF front-ends, high-performance ADCs and baseband filters; Includes built-in testing techniques, linked to current industrial trends; Balances digitally-assisted performance tuning with analog performance tuning and mismatch reduction approaches; Describes theoretical concepts as well as experimental results for test chips designed with variation-aware techniques.
Tags from this library: No tags from this library for this title. Log in to add tags.
No physical items for this record

Introduction -- Process Variation Challenges and Solutions Approaches -- High-Linearity Transconductance Amplifiers with Digital Correction Capability -- Multi-Bit Quantizer Design for Continuous-Time Sigma-Delta Modulators with Reduced Device Matching Requirements -- An On-Chip Temperature Sensor for the Measurement of RF Power Dissipation and Thermal Gradients -- Mismatch Reduction for Transitiors in High-Frequency Differential Analog Signal Paths -- Summary and Conclusions.

This book describes several techniques to address variation-related design challenges for analog blocks in mixed-signal systems-on-chip. The methods presented are results from recent research works involving receiver front-end circuits, baseband filter linearization, and data conversion. These circuit-level techniques are described, with their relationships to emerging system-level calibration approaches, to tune the performances of analog circuits with digital assistance or control. Coverage also includes a strategy to utilize on-chip temperature sensors to measure the signal power and linearity characteristics of analog/RF circuits, as demonstrated by test chip measurements.    Describes a variety of variation-tolerant analog circuit design examples, including from RF front-ends, high-performance ADCs and baseband filters; Includes built-in testing techniques, linked to current industrial trends; Balances digitally-assisted performance tuning with analog performance tuning and mismatch reduction approaches; Describes theoretical concepts as well as experimental results for test chips designed with variation-aware techniques.

There are no comments for this item.

Log in to your account to post a comment.

2017 | The Technical University of Kenya Library | +254(020) 2219929, 3341639, 3343672 | library@tukenya.ac.ke | Haile Selassie Avenue